Design of Transient Detection Circuit for On-Chip System-Level ESD Protection
نویسندگان
چکیده
A new on-chip transient detection circuit for system-level electrostatic discharge (ESD) protection is proposed. By including this new proposed on-chip transient detection circuit, a hardware/firmware solution cooperated with power-on reset circuit has been analyzed to fix the systemlevel ESD issues. The circuit performance to detect different positive and negative fast electrical transients has been investigated by HSPICE simulator. The experimental results in a 0.13-μm CMOS process have confirmed that the proposed on-chip transient detection circuit can detect fast electrical transients during system-level ESD zapping.
منابع مشابه
SCR-based transient detection circuit for on-chip protection design against system-level electrical transient disturbance
Article history: Received 18 August 2012 Received in revised form 13 July 2013 Accepted 20 August 2013 Available online 27 September 2013 A new silicon controlled rectifier (SCR)-based transient detection circuit for on-chip protection design against system-level electrical transient disturbance is proposed. The circuit function to detect positive or negative electrical transients during system...
متن کاملOn-Chip ESD Protection Design for Ics
This tutorial paper reviews the state of knowledge of on-chip ESD (electrostatic discharging) protection circuit design for integrated circuits. The discussion covers critical issues in ESD design, such as, ESD test models, ESD failure mechanism, ESD protection structures, ESD device modeling, ESD simulation, ESD layout issues, and ESD influences on circuit functionality, etc. This review serve...
متن کاملA novel power-rail ESD clamp circuit design by using stacked polysilicon diodes to trigger ESD protection
polysilicon diodes to trigger ESD protection device is proposed to achieve excellent on-chip ESD protection. Design methodology of this novel ESD clamp circuit has been derived in detail. Some controlled factors in the novel ESD clamp circuit can be exactly calculated to design a suitable ESD clamp circuit for different power supply applications. By adding this efficient power-rail ESD clamp ci...
متن کاملDesign of High-Voltage-Tolerant ESD Protection Circuit in Low-Voltage CMOS Processes
Two new electrostatic discharge (ESD) protection design by using only 1 × VDD low-voltage devices for mixedvoltage I/O buffer with 3 × VDD input tolerance are proposed. Two different special high-voltage-tolerant ESD detection circuits are designed with substrate-triggered technique to improve ESD protection efficiency of ESD clamp device. These two ESD detection circuits with different design ...
متن کاملElectrostatic discharge protection scheme without leakage current path for CMOS IC operating in power-down-mode condition on a system board
A new design on the electrostatic discharge (ESD) protection scheme for CMOS IC operating in power-down-mode condition is proposed. By adding a VDD_ESD bus line and diodes, the new proposed ESD protection scheme can block the leakage current from I/O pin to VDD power line to avoid malfunction during power-down-mode operating condition. During normal circuit operating condition, the new proposed...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2006